Pixels, Imagers and Related Fabrication Methods by Cunningham, Thomas J. & Pain, Bedabrata
111111111111111111111111111111111111111111111111111111111111111111111111 
(12) United States Patent 
Pain et al. 
(54) PIXELS, IMAGERS AND RELATED 
FABRICATION METHODS 
(75) Inventors: Bedabrata Pain, Los Angeles, CA (US); 
Thomas J Cunningham, Pasadena, CA 
(US) 
(73) Assignee: California Institute of Technology, 
Pasadena, CA (US) 
(*) Notice: 	 Subject to any disclaimer, the term of this 
patent is extended or adjusted under 35 
U.S.C. 154(b) by 781 days. 
(21) Appl. No.: 12/727,164 
(22) Filed: 	 Mar. 18, 2010 
(65) 	 Prior Publication Data 
US 2011/0226936 Al 	 Sep. 22, 2011 
(51) Int. Cl. 
HOIL 27100 	 (2006.01) 
(52) U.S. Cl. 
USPC ..................... 250/208.1; 250/214.1; 257/258; 
257/291;257/443;257/444;257/445;438/22; 
438/48; 438/142 
(lo) Patent No.: 	 US 8,648,288 B2 
(45) Date of Patent: 	 Feb. 11, 2014 
(58) Field of Classification Search 
USPC ............ 250/214.1, 208.1; 257/258, 290-291, 
257/443-445, 461, 462; 438/22, 48, 142 
See application file for complete search history. 
(56) References Cited 
U.S. PATENT DOCUMENTS 
	
6,225,670 131 * 	 5/2001 Dierickx ....................... 257/431 
	
8,089,109 132 * 	 1/2012 Shinomiya .................... 257/292 
2001/0042875 Al* 11/2001 Yoshida ........................ 257/291 
2001/0054726 Al* 12/2001 Abe .............................. 257/292 
2009/0042331 Al* 	 2/2009 Dosluoglu et al ............... 438/59 
2010/0140731 Al* 	 6/2010 Lee ............................... 257/440 
* cited by examiner 
Primary Examiner Seung C Sohn 
Assistant Examiner Kevin Wyatt 
(74) Attorney, Agent, or Firm Steinfl & Bruno, LLP 
(57) ABSTRACT 
Pixels, imagers and related fabrication methods are 
described. The described methods result in cross-talk reduc-
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PIXELS, IMAGERS AND RELATED 
FABRICATION METHODS 
STATEMENT OF GOVERNMENT GRANT 
The invention described herein was made in the perfor-
mance of work under a NASA contract, and is subject to the 
provision of public law 96-517 (35 USC202) in which the 
contractor has elected to retain title. 
FIELD 
The present disclosure relates to imagers and related 
devices. More in particular, it relates to pixels, imagers and 
related fabrication methods. 
BACKGROUND 
FIG.1 shows a cross sectional view of a pixel (110) used as 
part of a conventional four transistor (4T) pixel architecture 
(100). The pixel (110) comprises a P-type conducting region 
(140) formed in an N-type substrate (120). A pinning n+ layer 
(130) is also shown in FIG. 1. A combination of the pinning 
layer (130), the conducting region (140) and the substrate 
(120) forms a conventional pinned photodiode (135), as 
shown by a dotted line in FIG. 1. 
A shallow trench isolation region (150) (STI) is further 
shown in FIG. 1. The STI region (150) isolates one pixel from 
another. The pixel (110) comprises also a transfer gate (160) 
provided on top of an insulating region (170). 
In operation, during an integration period when the pixel 
(110) is exposed to light, the transfer gate (160) is OFF and 
charges (in this case holes) generated within the photodiode 
(135) are accumulated in the conducting region (140). After 
the integration period, the transfer gate (160) is turned on and 
the charges held in the conducting region (140) are trans-
ferred to a floating node (180). The floating node (180) is 
electrically connected to a 3T structure (125). After charges 
are transferred to the floating node (180), the transfer gate 
(160) is turned off again and a subsequent integration period 
will start. 
The 3T structure (125) comprises a source follower (122), 
a reset transistor RST (121) and a row select transistor (123). 
The source follower (122) converts charge to output voltage. 
The reset transistor (121) resets the photodiode (135) before 
charge is integrated and the row select transistor (123) selects 
a row or line for readout. 
The pixel (110) as described above is an example of con-
ventional CMOS imagers with pinned photodiodes. Such 
devices when implemented in deep sub-micron technology, 
suffer from both reduced charge handling capacity and 
increased electrical cross-talk due to operation from a 
reduced power supply. The reduced voltage operation limits 
the maximum internal field and hence reduced depletion 
width. Both of these are responsible for increased cross-talk 
and limited charge handling capacity. For small pixels, lateral 
depletion cannot be extended due to the structure of the 
imager and therefore more lateral carrier diffusion due to 
thermal gradients, will result. The problem is more accentu-
ated for a back-illuminated CMOS imager where the photo-
generated carriers have to travel across the entire thickness of 
the device. In this case, there is a higher likelihood that the 
charges generated within the imager diffuse laterally and this 
results in a worse inter-pixel cross-talk. 
second semiconductor layer of the first conductivity type, 
formed on the first semiconductor layer; a third semiconduc-
tor layer of a second conductivity type that is opposite to the 
first conductivity type, formed on the second semiconductor 
5 layer; a fourth semiconductor layer of the first conductivity 
type formed on the third semiconductor layer having a first 
depth from a pixel front side; and a charge collection region of 
the second conductivity type formed within the third semi-
conductor layer and the fourth semiconductor layer and 
10 extending vertically to a second depth from the pixel front 
side. 
According to a second aspect, an imager is provided, com-
prising: a first semiconductor layer of a first conductivity side; 
a second semiconductor layer of the first conductivity type, 
15 deposited on the first semiconductor layer; a third semicon-
ductor layer of a second conductivity type that is opposite to 
the first conductivity type deposited on the second semicon-
ductor layer; a fourth semiconductor layer of the first conduc-
tivity type formed on the third semiconductor layer having a 
20 first depth from a pixel front side; a charge collection region 
of the second conductivity type formed inside the third semi-
conductor layer and the fourth semiconductor layer extending 
vertically to a first depth from the imager front side; an insu-
lating region formed above an imager front side; a transfer 
25 gate formed above the insulating region; and a floating region 
of the second conductivity type formed under the imager front 
side and inside the fourth semiconductor layer. 
According to a third aspect, a method of carrier generation 
in a pixel is provided, comprising: providing a first semicon- 
30 ductor layer of a first conductivity type; providing a second 
semiconductor layer of the first conductivity type; providing 
a third semiconductor layer of a second conductivity type that 
is opposite to the first conductivity type; providing a fourth 
semiconductor layer of the first conductivity type having a 
35 first depth from an imager front side; forming the second 
semiconductor layer on the first semiconductor layer; form-
ing the third semiconductor layer on the second semiconduc-
tor layer; forming the fourth semiconductor layer on the third 
semiconductor layer; forming a charge collection region of 
40 the second conductivity type inside the third semiconductor 
layer and the fourth semiconductor layer, the charge collec-
tion region extending vertically to a second depth from the 
imager front side; illuminating the pixel from either the back 
side or the front side; applying a first voltage level to the front 
45 side; and applying a second voltage level to the back side in 
such a way that all areas under the semiconductor region and 
the charge blocking region are depleted. 
Further aspects of the present disclosure are shown in the 
description, drawings and claims of the present application. 
50 
BRIEF DESCRIPTION OF FIGURES 
FIG. 1 shows a schematic partial cross sectional view of a 
known pixel architecture. 
55 	 FIGS. 2 and 3 show a schematic partial cross sectional view 
according to embodiments of the present disclosure. 
FIGS. 4A-413 shows representations of doping profiles 
along different sections of the device of FIG. 3. 
FIG. 5 shows voltage levels corresponding to regions 
60 inside the device of FIG. 3. 
DETAILED DESCRIPTION 
SUMMARY 	 In what follows, methods for reducing cross-talk in imag- 
65 ers and related devices will be described. 
	
According to a first aspect, a pixel is provided, comprising: 	 FIG. 2 shows a cross sectional view of a device (200) 
	
a first semiconductor layer of a first conductivity type; a 	 comprising an imager (205) in accordance with an embodi- 
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4 
ment of the disclosure, connectable, in operation, to an elec- 	 (296) from rest of the imager (205). The deep trench isolation 
tronic circuit block (203). Two vertical lines XX' (201) and 	 region (295) borders the entire imaging array, and not each 
YY' (202) are shown in FIG. 2. The imager (205) comprises 	 pixel. The person skilled in the art will understand that the 
a pixel (215). The pixel (215) is a portion of the imager (205) 	 electronic section (296) can include, for example, digital and 
lying between the two vertical lines (201, 202) as shown in 5 analog circuits requiring completely different biasing condi-
FIG. 2. 	 tions than those of the rest of the imager (205). 
The electronic circuit block (203) comprises electronic 	 A first metal contact (292) and a second metal contact (291) 
circuits (e.g., conventional 3T, 5T structures, digital/analog 	 are also shown in FIG. 2. The first metal contact (292) and the 
circuits, etc.). The imager (205) comprises a first semicon- 	 second metal contact (291) provide bias contacts respectively 
ductor layer (210) of a first conductivity type (e.g., N), a io for the electronic section (296) and the rest of the imager 
second semiconductor layer (220) of the first conductivity 	 (205). The person skilled in the art will appreciate that the 
type (e.g., N) and a third semiconductor layer (240) of a 	 deep trench isolation region (295) will provide both thermal 
second conductivity type (e.g., P) opposite to the first con- 	 and electrical isolation of the electronics section (296) from 
ductivity type. The first semiconductor layer (210) has a back 	 the rest of the imager (205). Also, by keeping the first metal 
side (207) and the third semiconductor layer (240) has a front 15 contact (292) separate from the second metal contact (291), 
side (206). As shown in FIG. 2, the second semiconductor 	 different bias voltages can be applied to the electronics sec- 
layer (220) is formed on top of the first semiconductor layer 	 tion (296) and the rest of the imager (205). In this way, the 
(210) and the third semiconductor layer (240) is formed on 	 electronic section (296) can be biased based on requirements 
top of on the second semiconductor layer (220). A fourth 	 of any conventional technology used to fabricate the electron- 
semiconductor layer (280) of the same type as the first semi-  20 ics section (296) and at the same time, a different bias voltage 
conductor layer is formed on top of the third semiconductor 	 resulting in a better performance of the imager (205) can be 
layer (240) by, for example, ion-implantation or by means of 	 used to bias the rest of the imager (205). In addition, this 
epitaxial growth. The person skilled in the art will understand 	 arrangement makes the device (200) impervious to substrate 
that the layers may be built by means of epitaxial growth 	 noise and ground bounce resulting from a high speed opera- 
and/or by ion-implantation. One may build the structure top 25 tion and intermittent current fluctuations in the electronic 
down (280, then 240, then 220, and then 210) or bottom up, or 	 section (296). 
a combination thereof. 	 According to an embodiment of the disclosure, the imager 
As further shown in FIG. 2, the imager (205) further com- 	 (205) is configured to be illuminated from the bottom side 
prises a charge collection region (250) of the second conduc- 	 (207). However, the person skilled in the art will understand 
tivity type (e.g., P). The charge collection region (250) is 30 that other variations of the imager (205) will allow illumina-
formed within the third semiconductor layer (240) and the 	 tion from the front side (206). 
fourth semiconductor layer (280) (e.g., by way of implanting) 	 According to an embodiment of the disclosure, also shown 
extending vertically to a first depth dl as shown in FIG. 2. 	 in FIG. 2, doping concentrations of the second semiconductor 
According to an embodiment of the disclosure, the charge 	 layer (220) and the third semiconductor layer (240) are cho- 
collection region is formed by using two implants, a heavier 35 sen such that a depleted region (230) is formed when proper 
p+ near the surface, and a lighter p that is deeper. A shallow 	 bias voltages are applied to the front side (206) and the bottom 
trench isolation (STI) region (270) is also shown in FIG. 2. 	 side (207). As a result, the front side (206) and bottom side 
The STI region (270) is used to isolate pixels (215) from one 	 (207) becomes electrically isolated, therefore, biases applied 
another. 	 to the front side (206) and the adjacent transfer gate (275) can 
According to an embodiment of the disclosure, the imager 4o be completely different from that applied to the bottom side 
(205) further comprises a first semiconductor region (260) 	 (207). As an example, while CMOS-compatible voltages 
and a second semiconductor region (261) of the first conduc- 	 (e.g., 3V) is applied to the front side (206) and the transfer 
tivity type (e.g., N). The first semiconductor region (260) and 	 gate (275), the bottom side (207) can be biased to a much 
the second semiconductor region (261) are formed within the 	 larger voltage (e.g. 5V) applied via the second metal contact 
fourth semiconductor layer (280) and underneath the front 45 (291), resulting in the depleted region (230). It is understood 
side (206) overlying the charge collection region (250). As 	 that, depletion results in collection of carriers (holes in the 
shown in FIG. 2, the semiconductor region (260) surrounds 	 case of the embodiment shown in FIG. 2) under the influence 
the STI region (270). The semiconductor region (261) is a 	 of an electric field, causing the carriers to travel vertically 
vertical implant located at a perimeter of the pixel (215), 	 rather than laterally. As a result, cross-talk is significantly 
providing pixel to pixel isolation. 	 5o reduced. Simultaneously, depletion also increases the charge 
FIG. 2 also shows an insulating region (276) provided on 	 storage volume, and hence the charge handling capacity. 
the front side (206) adjacent to the semiconductor region 	 According to an embodiment of the disclosure, once the 
(260). A transfer gate (275) is also shown in FIG. 2. The 	 depleted region (230) is generated by applying proper bias 
transfer gate (275) is formed on the insulating region (276). 	 voltages, a further increase in the bias voltage applied to the 
With continued reference to FIG. 2, according to an 55 bottom side (207) will result in more degree of depletion and 
embodiment of the disclosure, the fourth semiconductor layer 	 as a result, further improvement in cross-talk can be achieved. 
(280) a vertical depth of d2 from the front side (206). As 	 The person skilled in the art will appreciate that the depleted 
shown in FIG. 2, according to an embodiment of the disclo- 	 region (230) is obtained by virtue of the third semiconductor 
sure, d2 is larger than dl. 	 layer (240). 
Further shown in FIG. 2, is a floating region (290) of the 60 	 According to an embodiment of the disclosure, as also 
second conductivity type (e.g., P). The floating region (290) is 	 explained later, during operation, the fourth semiconductor 
formed underneath the front side (206) and within the charge 	 layer (280) will experience a higher potential than the charge 
blocking region (280) in accordance with an embodiment of 	 collection region (250). Therefore, generated carriers (holes 
the present disclosure. 	 in case of the embodiment shown in FIG. 2), will be chan- 
According to an embodiment of the disclosure, also shown 65 neled more efficiently towards the collection region (250) 
in FIG. 2, the imager (205) further comprises a deep trench 	 whichhas a lowerpotential. Consequently, less lateral charge 
isolation region (295) which isolates an electronics section 	 driftwill occur and as a result, cross-talkwill further improve. 
US 8,648,288 B2 
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In what follows, plots of doping concentrations and poten-
tial profile of different points within the imager (205) are 
explained in accordance with the present disclosure. 
For the sake of clarity, the cross sectional view of the 
imager (205) as shown in FIG. 2 is also shown in FIG. 3. A 
vertical axis (310) is shown in FIG. 3. The vertical axis (310) 
is pointing downward and is used to represent coordinates of 
different points within the imager (205) and along two cross 
sections, AN (312), and CC'(313). As can be seen in FIG. 3, 
the front side (206) has a coordinate Xf on the vertical axis 
(310) and the bottom side (207) has a coordinate Xb on the 
vertical axis (310 FIG. 4A shows a representation of doping 
profiles along the cross section AN (312) according to an 
embodiment of the disclosure. A first profile (410), a second 
profile (411) and a third profile (412) are shown in FIG. 4A. 
The first profile (410) represents doping concentration in 
the semiconductor region (260) underneath the front side 
(206). According to an embodiment of the disclosure, the 
semiconductor region (260) is highly doped (e.g., 10 18 
I/cm3). The region (261) is lower doped (e.g. 10 16 1/cm3). 
The second profile (411) has a peak corresponding to the 
charge collection region (250) having a high doping concen-
tration (e.g., 10 17 to 10 18 I/cm3). As a result of the high 
doping concentration, as described later, the charge collection 
region (260) will experience a lowest potential level during 
the integration period, and consequently, generated carriers 
(holes in this case) will be efficiently collected in the charge 
collection region (260). 
The third profile (412) represents doping profiles of the 
first semiconductor layer (210) and the second semiconductor 
layer (220). Examples for doping profiles n+ and n— as shown 
in FIG. 4A are respectively 10 16 to 1018 and 10 14 to 10 16 
1 /cm3 . 
FIG. 4B shows a graphic representation of doping profiles 
along the cross section CC' (313) according to an embodi-
ment of the disclosure. A fourth profile (431) is shown in FIG. 
4B. The fourth profile (431) represents a doping profile of the 
blocking region (280) having a doping concentration n. An 
example for the doping concentration n is 10 15 to 1016 I /cm3 . 
A fifth profile (432) is also shown in FIG. 4B. The fifth profile 
(432) represents a doping profile within the third semicon-
ductor layer (240) having a doping concentration of p— as 
shown in FIG. 4B. 
In accordance with an embodiment of the present disclo-
sure, the fourth semiconductor layer (280) is biased to a 
maximum analog voltage (e.g. 3V). With the transfer gate 
(275) off, a surface potential under the transfer gate (275) is at 
or above 3V, and a minimum potential is achieved at the point 
xp of FIG. 3, within the charge collection region (250). As a 
result, all photo-generated carriers (holes in this case) are 
collected in and around this point during an integration or an 
exposure period. 
In order to readout the photogenerated carriers, the transfer 
gate (275) is momentarily pulsed down to a lower voltage 
(e.g. OV). As a result, all collected carriers (holes in this case) 
within the charge collection region (250) are drained of the 
floating region (290) which has the lowest voltage level (e.g., 
OV). 
FIG. 5 shows the device (200) as shown in FIG. 2 with a 
slight modification resulting in a further embodiment of the 
present disclosure. As can be seen in FIG. 5, only a portion of 
blocking region (280) is laterally extended up to the charge 
collection region (250) as opposed to the embodiment shown 
in FIG. 2 where the charge blocking region is fully (280) is 
fully extended laterally up to the charge collection region 
(250). 
6 
The present disclosure has shown pixels, imagers and 
related fabrication methods. While the methods and devices 
have been described by means of specific embodiments and 
applications thereof, it is understood that numerous modifi- 
5 cations and variations could be made thereto by those skilled 
in the art without departing from the spirit and scope of the 
disclosure. It is therefore to be understood that within the 
scope of the claims, the disclosure may be practiced other-
wise than as specifically described herein. 
10 
The invention claimed is: 
1. A pixel comprising: 
• first semiconductor layer of a first conductivity type; 
• second semiconductor layer of the first conductivity type, 
15 	 formed on the first semiconductor layer; 
• third semiconductor layer of a second conductivity type 
that is opposite to the first conductivity type, formed on 
the second semiconductor layer; 
• fourth semiconductor layer of the first conductivity type 
20 	 formed on the third semiconductor layer having a first 
depth from a pixel front side; and 
• charge collection region of the second conductivity type 
formed within the third semiconductor layer and the 
fourth semiconductor layer and extending vertically to a 
25 	 second depth from the pixel front side, wherein the sec- 
ond depth is deeper than the first depth. 
2. The pixel of claim 1, further comprising: 
• first shallow trench isolation (STI) region formed under 
the pixel front side and beside a pixel first lateral side; 
30 	 and 
• second STI region formed under the pixel front side and 
beside a pixel second lateral side. 
3. The pixel of claim 1 wherein the pixel front side is 
adapted to be illuminated in an operative condition of the 
35 pixel. 
4. A pixel comprising: 
a first semiconductor layer of a first conductivity type; 
a second semiconductor layer of the first conductivity type, 
formed on the first semiconductor layer; 
40 	 a third semiconductor layer of a second conductivity type 
that is opposite to the first conductivity type, formed on 
the second semiconductor layer; 
a fourth semiconductor layer of the first conductivity type 
formed on the third semiconductor layer having a first 
45 	 depth from a pixel front side; 
a charge collection region of the second conductivity type 
formed within the third semiconductor layer and the 
fourth semiconductor layer and extending vertically to a 
second depth from the pixel front side; 
50 	 a first shallow trench isolation (STI) region formed under 
the pixel front side and beside a pixel first lateral side; 
a second STI region formed under the pixel front side and 
beside a pixel second lateral side; 
a first semiconductor region of the first conductivity type 
55 formed under the pixel front side, the first semiconduc-
tor region overlying the charge collection region, 
extending into the fourth semiconductor layer and sur-
rounding a first STI region side wall and a first STI 
region bottom side; and 
60 	 a second semiconductor region of the first conductivity 
type, formed under the pixel front side, extending into 
the fourth semiconductor layer and surrounding a sec-
ond STI region side wall and a second STI region bottom 
side. 
65 	 5. The pixel of claim 4, wherein each of the first semicon- 
ductor region and the second semiconductor region com- 
prises an additional region of the first conductivity type, the 
US 8,648,288 B2 
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additional regions extending vertically into the third semicon-
ductor layer and the fourth semiconductor layer. 
6. The pixel of claim 5, wherein the additional regions have 
lighter dopings than the respective first semiconductor region 
and the second semiconductor region. 
7. The pixel of claim 4 wherein the first semiconductor 
layer, the second semiconductor layer, the third semiconduc-
tor layer, the charge collection region, the fourth semiconduc-
tor layer, the first semiconductor region and the second semi-
conductor region are respectively of (n+, n—, p—, p+, n, n++, 
and n+) type or (p+, p—, n—, n+, p, p++, and p+) type. 
8. The pixel of claim 4 wherein: the first semiconductor 
layer, the second semiconductor layer, the third semiconduc-
tor layer, the charge collection region, the fourth semiconduc-
tor layer, the first semiconductor region and the second semi-
conductor region have respective doping concentrations of 
(10 16 to 10 17, 1014 to 10 15, 10 14 to 10 15 , 1017  to 10 18, 10 17  to 
10 18, 10 18, 10 18 I/cm3). 
9. A pixel comprising: 
a first semiconductor layer of a first conductivity type; 
a second semiconductor layer of the first conductivity type, 
formed on the first semiconductor layer; 
a third semiconductor layer of a second conductivity type 
that is opposite to the first conductivity type, formed on 
the second semiconductor layer; 
a fourth semiconductor layer of the first conductivity type 
formed on the third semiconductor layer having a first 
depth from a pixel front side; and 
a charge collection region of the second conductivity type 
formed within the third semiconductor layer and the 
fourth semiconductor layer and extending vertically to a 
second depth from the pixel front side, wherein the 
charge collection region is formed by using a first 
implant and a second implant below the first implant, the 
second implant having a lighter doping than that of the 
first implant. 
10. A pixel comprising: 
a first semiconductor layer of a first conductivity type; 
a second semiconductor layer of the first conductivity type, 
formed on the first semiconductor layer; 
a third semiconductor layer of a second conductivity type 
that is opposite to the first conductivity type, formed on 
the second semiconductor layer; 
a fourth semiconductor layer of the first conductivity type 
formed on the third semiconductor layer having a first 
depth from a pixel front side; and 
a charge collection region of the second conductivity type 
formed within the third semiconductor layer and the 
fourth semiconductor layer and extending vertically to a 
second depth from the pixel front side; and 
a pixel back side, wherein the pixel back side is adapted to 
be illuminated in an operative condition of the pixel. 
11. An imager comprising: 
a first semiconductor layer of a first conductivity side; 
a second semiconductor layer of the first conductivity type, 
deposited on the first semiconductor layer; 
a third semiconductor layer of a second conductivity type 
that is opposite to the first conductivity type deposited on 
the second semiconductor layer; 
a fourth semiconductor layer of the first conductivity type 
formed on the third semiconductor layer having a first 
depth from a pixel front side; 
a charge collection region of the second conductivity type 
formed inside the third semiconductor layer and the 
fourth semiconductor layer extending vertically to a sec-
ond depth from an imager front side; 
an insulating region formed above the imager front side; 
8 
a transfer gate formed above the insulating region; and 
a floating region of the second conductivity type formed 
under the imager front side and inside the fourth semi- 
conductor layer. 
5 	 12. The imager of claim 11, further comprising: 
a first shallow trench isolation (STI) region formed under 
the imager front side and beside an imager first lateral 
side; and 
a second STI region formed under the imager front side and 
10 beside an imager second lateral side. 
13. The imager of claim 12, wherein a first semiconductor 
region of the first conductivity type is formed under the pixel 
front side, the first semiconductor region overlying the charge 
collection region, extending into the fourth semiconductor 
15 layer and surrounding a first STI region side wall and a first 
STI region bottom side. 
14. The imager of claim 13, further comprising a second 
semiconductor region of the first conductivity type, wherein 
each of the first semiconductor region and the second semi- 
20 conductor region comprises an additional region of the first 
conductivity type, the additional regions extending vertically 
into the third semiconductor layer and the fourth semicon-
ductor layer. 
15. The imager of claim 14, wherein the additional regions 
25 have lighter dopings than the respective first semiconductor 
region and the second semiconductor region. 
16. The imager of claim 13 wherein: the first semiconduc-
tor layer, the second semiconductor layer, the third semicon-
ductor layer, the charge collection region, the fourth semicon- 
3o ductor layer, the first semiconductor region and the second 
semiconductor region are respectively of (n+, n—, p—, p+, n, 
n++, and n+) type or (p+, p—, n—, n+, p, p++, and p+) type. 
17. The imager of claim 13 wherein the first semiconductor 
layer, the second semiconductor layer, the third semiconduc- 
35 for layer, the charge collection region, a charge blocking 
region, the first semiconductor region and a second semicon-
ductor region have respective doping concentrations of (10 18 
to 10 17, 10 14 to 10 15 , 10 14 to 10 15 , 1017 to 10 18, 1017 to 10 18 , 
1018, 10 18 I/cm). 
40 	 18. The imager of claim 11, wherein the charge collection 
region is formed by using a first implant and a second implant 
below the first implant, the second implant having a lighter 
doping than that of the first implant. 
19. The imager of claim 11 wherein the second depth is 
45 deeper than the first depth. 
20. The imager of claim 11 wherein the imager front side is 
adapted to be illuminated in an operative condition of the 
imager. 
21. The imager of claim 11 wherein an imager back side is 
5o adapted to be illuminated in an operative condition of the 
imager. 
22. The imager of claim 11 further comprising an electron-
ics region vertically isolated by a deep trench isolation region. 
23. The imager of claim 22 wherein the deep trench isola-
55 tion region is extended vertically from the imager front side 
up to an imager back side. 
24. The imager of claim 22 wherein the electronic region 
comprises digital and analog circuits. 
25. The imager of claim 22 wherein a first metal contact is 
60 provided on the imager back side isolated from a second 
metal contact provided on an electronics region bottom side. 
26. The imager of claim 11 wherein the imager is part of a 
CMOS image sensor. 
27. The imager of claim 11 wherein the imager is part of a 
65 CCD image sensor. 
28. The imager of claim 11 wherein: the imager is part of a 
3T, 4T, 5T, 6T, or 7T architecture. 
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29. A method of carrier generation in a pixel comprising: 
providing a first semiconductor layer of a first conductivity 
type; 
providing a second semiconductor layer of the first con-
ductivity type; 
providing a third semiconductor layer of a second conduc- 
tivity type that is opposite to the first conductivity type; 
providing a fourth semiconductor layer of the first conduc- 
tivity type having a first depth from an imager front side; 
forming the second semiconductor layer on the first semi- 
conductor layer; 
forming the third semiconductor layer on the second semi-
conductor layer; 
forming the fourth semiconductor layer on the third semi-
conductor layer; 
forming a charge collection region of the second conduc-
tivity type inside the third semiconductor layer and the 
fourth semiconductor layer, the charge collection region 
extending vertically to a second depth from the imager 
front side; 
illuminating the pixel from either an imager back side or 
the imager front side; 
applying a first voltage level to the front side; 
and 
applying a second voltage level to the back side in such a 
way that a semiconductor region in correspondence of a 
width of the pixel is depleted. 
30. The method of claim 29 wherein the second depth is 
deeper than the first depth. 
31. The method of claim 29, further comprising: 
forming a semiconductor region of the first conductivity 
type under the pixel front side, the semiconductor region 
10 
overlying the charge collection region and extending 
vertically into the fourth semiconductor layer. 
32. The method of claim 31, wherein the first semiconduc-
tor layer, the second semiconductor layer, the third semicon- 
5 ductor layer, the charge collection region, and the first semi-
conductor region are respectively of (n+, n—, p—, p+, and n++) 
type. 
33. The method of claim 31, wherein the first semiconduc-
tor layer, the second semiconductor layer, the third semicon- 
10 ductor layer, the charge collection region, the fourth semicon-
ductor layer and the first semiconductor region have 
respective doping concentrations of (10 16 to 1017, 1014 to 
1015, 1014 to10 15 , 10 17 to 10 18, 1017 to 10 18, 10 18, 10 18 
15 
1 /Cm3). 
34. The method of claim 31, wherein the first semiconduc-
tor layer, the second semiconductor layer, the third semicon-
ductor layer, the charge collection region, a fourth semicon-
ductor region and a first semiconductor region are 
20 respectively of (n+, n—, p—, p+, n, and n++) type. 
35. The method of claim 29, wherein: the second voltage 
level is larger than the first voltage level. 
36. The method of claim 29, wherein the first voltage level 
is 3V, the second voltage level is 5V and the pixel is illumi-
25 nated from the back side. 
37. The method of claim 29, further comprising forming a 
charge blocking region within the fourth semiconductor 
layer, wherein said second voltage level is applied in such a 
30 way that also all areas under the charge blocking region are 
depleted. 
